Implementation of a Neural Network-Based ASIC Chip for Mobile DNA Devices

Simple item page
dc.contributor.advisorMagierowski, Sebastian
dc.contributor.authorWu, Zhongpan
dc.date.accessioned2025-04-10T10:57:17Z
dc.date.available2025-04-10T10:57:17Z
dc.date.copyright2025-01-14
dc.date.issued2025-04-10
dc.date.updated2025-04-10T10:57:16Z
dc.degree.disciplineElectrical Engineering & Computer Science
dc.degree.levelDoctoral
dc.degree.namePhD - Doctor of Philosophy
dc.description.abstractPortable DNA sequencing, particularly using nanopore technology, has the potential to revolutionize genomics by making it accessible in a wide range of environments. However, current state-of-the-art devices face significant challenges due to the lack of integrated bioinformatics processing capabilities. This research addresses these challenges by developing specialized System-on-Chip (SoC) architectures designed for real-time bioinformatics analysis, integrating both a machine learning (ML)-based basecalling accelerator and an Edit Distance (ED) accelerator for sequence comparison. The proposed SoC architecture, based on an open-source RISC-V core, features hardware accelerators tailored for the computational demands of nanopore DNA sequencing. Performance evaluation was conducted in two stages: first through FPGA prototyping, followed by integration into a fabricated SoC. The FPGA prototyping demonstrated nearly 2,000x speedup for ML-based basecalling compared to a standalone RISC-V core, while maintaining an accuracy rate of 83.7%. It also showed an 11.5x and 1.2x energy efficiency improvement over x86 CPUs and high-end GPUs, respectively. The ED accelerator for sequence comparison achieved a 538x boost in energy efficiency compared to commercial CPUs. The fabricated SoC, implemented in a 22-nm CMOS process, successfully demonstrated the feasibility of integrating advanced bioinformatics tasks into a single, power-efficient chip. Evaluation of the fabricated SoC confirmed its capability for real-time, mobile DNA sequencing with high accuracy, reduced power consumption, and significantly improved processing speed, all while reducing dependency on external computational devices. This research represents a significant step towards realizing a fully integrated, stand-alone DNA sequencing solution, capable of performing comprehensive bioinformatics analyses in real time.
dc.identifier.urihttps://hdl.handle.net/10315/42870
dc.languageen
dc.rightsAuthor owns copyright, except where explicitly noted. Please contact the author directly with licensing requests.
dc.subject.keywordsDNA sequencing
dc.subject.keywordsEmbedded computing
dc.subject.keywordsSystem-on-chip
dc.subject.keywordsBasecalling
dc.subject.keywordsHardware acceleration
dc.subject.keywordsNanopore
dc.subject.keywordsEnergy-efficiency
dc.subject.keywordsFPGA
dc.subject.keywordsASIC
dc.subject.keywordsConvolutional neural-network
dc.subject.keywordsMachine learning
dc.subject.keywordsPortable DNA Devices
dc.titleImplementation of a Neural Network-Based ASIC Chip for Mobile DNA Devices
dc.typeElectronic Thesis or Dissertation

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Zhongpan_Wu_2025_PhD.pdf
Size:
26.2 MB
Format:
Adobe Portable Document Format
Download
License bundle
Now showing 1 - 2 of 2
No Thumbnail Available
Name:
license.txt
Size:
1.87 KB
Format:
Plain Text
Description:
Download
No Thumbnail Available
Name:
YorkU_ETDlicense.txt
Size:
3.39 KB
Format:
Plain Text
Description:
Download

Collections

Electrical Engineering and Computer Science

All items in the YorkSpace institutional repository are protected by copyright, with all rights reserved except where explicitly noted.